




FIG. 1







FIG. 2

Interlace Scan
Video Signal


Progressive Scan
Video Signal

FIG. 3



REPLACEMENT SHEET
SERIAL NO.: 09/775,272
CONFIRMATION NO.: 5502
Tetsuya ITANI et al.
FILED: February 7, 2001

FIG. 4



REPLACEMENT SHEET
SERIAL NO.: 09/775,272
CONFIRMATION NO.: 5502
Tetsuya ITANI et al.
FILED: February 7, 2001




FIG. 5




FIG. 7
PRIOR ART





FIG. 8 PRIOR ART

(a) Output of Main Video Signal Reproducing Circuit




(i) Output of Adder

n:odd	n:even	n:odd	n+1:even	n+2:odd	n+2:even	n+2:odd	n+3:odd	n+3:even	n+4:odd	n+4:even	n+4:odd
S1	S1	S1	S1	S2	S2	S2	S3	S3	S3	S3	S3


(j) Progressive Scan Video Signal

(k) Irregular Frame



REPLACEMENT SHEET
SERIAL NO.: 09/775,272
CONFIRMATION NO.: 5502
Tetsuya ITANI et al.
FILED: February 7, 2001


FIG. 9
PRIOR ART



REPLACEMENT SHEET
SERIAL NO.: 09/775,272
CONFIRMATION NO.: 5502
Tetsuya ITANI et al.
FILED: February 7, 2001

FIG. 10
PRIOR ART

(a) Sub Video Image on Regular Frame



(b) Sub Video Image on Irregular Frame

